Reducing test time via an optimal selection of LFSR feedback taps
A. Afaq, Ali Al-Lawati · 2002
The results of a simulation study demonstrate that in linear feedback shift register-based built-in VLSI testing, the selection of proper feedback taps can reduce the test application time while retaining the testability goals.