Between-core vector overlapping for test cost reduction in core testing
Shinogi, Yamada, Hayashi, Yoshikawa, Tsuruoka · 2003
This paper proposes a novel method, called "between-core vector overlapping", for parallel core testing of an SoC consisting of full-scanned cores. This method uses small number of input pins in the parallel core testing. An "over-lapped vector" obtained by overlapping all the vectors for all the core is supplied to all the cores in common for parallel core testing. Two methods for short overlapped vectors, "invert overlapping" and "split overlapping", are presented. The impact of further reduction in the number of input pins is also reported.