Design challenges for 22nm CMOS and beyond
Shekhar Y. Borkar · 2009
This paper presents technology and economic challenges posed by 22 nm CMOS and beyond. They can be addressed by advances in design technology, methodology, validation, and testing, to continue to enjoy the benefits of CMOS scaling in the future, as we have over the past decades.