Equivalence checking of high-level designs based on symbolic simulation
Takeshi Matsumoto, Tasuku Nishihara, Yoshihisa Kojima, Masahiro Fujita · 2009
In this paper, we present a formal equivalence checking method for source-to-source refinements in C-based high-level hardware design descriptions. The method is based on word-level symbolic simulation, where variables and operators in designs are treated as uninterpreted symbols. In addition, we introduce a more efficient method utilizing the difference between two designs under verification. It can verify the equivalence faster when the similarity between the designs is large. We also show case studies of equivalence checking that were carried out with our verification framework FLEC.