A content addressable memory with a fault-tolerance mechanism
Gerard M. Blair · IEEE Journal of Solid-State Circuits · 1987
The use of a latch-based fault-tolerance mechanism is described in the design of a word-parallel content-addressable memory, using test circuitry and addressing mechanisms which are already in place at a cost of only a 4% increase in the word area.