A VLSI design methodology for RNS full adder-based inner product architectures
Dimitrios Soudris, Vassilis Paliouras, Thanos Stouraitis, C.E. Goutis · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · 1997
In this paper, a systematic graph-based methodology for synthesizing VLSI RNS architectures using full adders as the basic building block is introduced. The design methodology derives array architectures starting from the algorithm level and ending up with the bit-level design. Using as target architectural style the regular array processor, the proposed procedure constructs the two-dimensional (2-D) dependence graph of the bit-level algorithm, which is formally described by sets of uniform recurrent equations. The main characteristic of the proposed architectures is that they can operate at very high-throughput rates. The proposed architectures exhibit significantly reduced complexity over ROM-based ones.