Exploiting instruction- and data-level parallelism
Roger Espasa, Mateo Valero · IEEE Micro · 1997
Simultaneous multithreaded vector architectures combine the best of data-level and instruction-level parallelism and perform better than either approach could separately. Our design achieves performance equivalent to executing 15 to 26 scalar instructions/cycle for numerical applications.