FPGA architecture for static background subtraction in real time
Jozias Parente de Oliveira, Andre Luiz Printes, Raimundo C. S. Freire, Elmar U. K. Melcher, Ivan S. S. Silva · 2006
Background subtraction is a method typically used to segment moving regions in image sequences taken from a static camera by comparing each new frame to a model of the scene background. In this paper, we present an FPGA architecture for background subtraction, taking advantage of the data and logical parallel opportunities offered by a field programmable gate array (FPGA) architecture. At a clock rate of 40 MHz, the architecture can process 30 frames per second, where the image resolution is 240 x 120. The capability of the system is demonstrated for several tests and video sequences.