Parallel Interleavers Through Optimized Memory Address Remapping
Jing-ling Yang · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2009
This work presents mathematical models and collision-free exchange rules for a parallel interleaver, using which it develops an optimized memory address remapping (OPMM) scheme that enables a classic interleaver to be exchanged for a parallel interleaver readily and efficiently. Both analytic and experimental results demonstrate that the rate of annealing achieved using the OPMM approach is much faster than that achieved using the traditional memory address remapping (MM) method.