Hardware Efficiency Comparison of AES Implementations
K. Raneesha, Rema Vellody, R. Nandakumar · 2012
The AES algorithm can be implemented in different styles at programming levels. The paper compares the hardware efficiency of different AES implementations with respect to their area, speed and power performance especially in two different styles - one using controller and the other one is iterative method. These designs were described using Verilog HDL, simulated using Modelsim® and prototyped in Altera's platform FPGA.