Functional Verification for SystemC Descriptions Using Constraint Solving
Fabrizio Ferrandi, M. Rendine, Donatella Sciuto · 2002
This paper addresses the problem of test vectors gener-ation starting from an high level description of the system under test, specified in SystemC. The verification method considered is based upon the simulation of input sequences. The system model adopted is the classical Finite State Ma-chine model. Then, according to different strategies, a set of sequences can be obtained, where a sequence is an or-dered set of transitions. For each of these sequences, a set of constraints is extracted. Test sequences can be obtained by generating and solving the constraints, by using a con-straint solver (GProlog). A solution of the constraint solver yields the values of the input signals for which a sequence of transitions in the FSM is executed. If the constraints can-not be solved, it implies that the corresponding sequence cannot be executed by any test. The presented algorithm is not based on a specific fault model, but aims at reaching the highest possible path coverage. 1