Net scheduling in high-level synthesis
А. А. Prihozhy · IEEE Design & Test of Computers · 1996
A new net scheduling and allocation model generates net schedules that minimize either execution time or resources. The author tested the model within a VHDL-based high-level synthesis system called Ahiles.