Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs
Michael Pellauer, Muralidaran Vijayaraghavan, Michael Adler, Arvind Arvind, Joel Emer · 2008
In this paper we explore microprocessor performance models implemented on FPGAs. While FPGAs can help with simulation speed, the increased implementation complexity can degrade model development time. We assess whether a simulator split into closely-coupled timing and functional partitions can address this by easing the development of timing models while retaining fine-grained parallelism. We give the semantics of our simulator partitioning, and discuss the architecture of its implementation on an FPGA. We describe how three timing models of vastly different target processors can use the same functional partition, and assess their performance.