A disruptive computer design idea: Architectures with repeatable timing
Stephen A. Edwards, Sung-Jun Kim, Edward A. Lee, Isaac Liu, Hiren Patel, Martin Schoeberl · 2009
This paper argues that repeatable timing is more important and more achievable than predictable timing. It describes microarchitecture approaches to pipelining and memory hierarchy that deliver repeatable timing and promise comparable or better performance compared to established techniques. Specifically, threads are interleaved in a pipeline to eliminate pipeline hazards, and a hierarchical memory architecture is outlined that hides memory latencies.