Implementation of High Speed FIR Filter using Serial and Parallel Distributed Arithmetic Algorithm
Narendra Singh Pal, Harjit Pal Singh, Rakesh Kumar Sarin, Sarabjeet Singh · International Journal of Computer Applications · 2011
This paper describes the implementation of highly efficient multiplierless serial and parallel distributed arithmetic algorithm for FIR filters.Distributed Arithmetic (DA) had been used to implement a bit-serial scheme of a general symmetric version of an FIR filter due to its high stability and linearity by taking optimal advantage of the look-up table (LUT) based structure of FPGAs.The performance of the bitserial and bit-parallel DA technique for FIR filter design is analyzed and the results are compared to the conventional FIR filter design techniques.The proposed algorithm has been synthesized with Xilinx ISE 10.1i and implemented as a target device of Spartan3E FPGA.