Two high-bandwidth memory bus structures
Benjamin Millar, Peter Gillingham · IEEE Design & Test of Computers · 1999
The authors evaluate two next-generation memory bus architectures approximating SLDRAM and Direct Rambus. Quantifying sources of errors that degrade signal integrity, and considering power dissipation, they show that a fully loaded SLDRAM configuration has a greater timing margin than Direct Rambus.