A Stream-Based In-Line Allocatable Multiplier for Configurable Computing
Tsung-Han Jimmy Yang · VTechWorks (Virginia Tech) · 1997
(ABSTRACT) The growing demand for high-performance computing platforms has pushed the computing community to invent new architectures for processors. Recently, researchers have begun to solve the problem by the implementation of Field-Programming Gate Arrays (FPGAs). FPGAs make it possible to implement different applications on the same hardware. Unfortunately, FPGAs suffer from low bandwidth, density, and throughout. To gain the flexibility of FPGAs and to gain more computational capacity than conventional processors have, Wormhole run-time reconfigurable (RTR) techniques has been developed to address some high performance digital signal processing (DSP) problems. Multiplication is one of the basic functions used in digital signal processing. Most high-performance DSP systems rely on hardware multiplication to achieve high data throughput. To meet the processing needs of DSP, a multiplier was embedded into a prototype wormhole RTR device called Colt, but because each design has its own speed and size requirements, rarely can a designer take an already existing multiplier module and use it in Colt. Therefore redesigning mul-tipliers is necessary for meeting the system specifications of Colt. This thesis explores the design of the multiplier from architecture level to circuit level. ACKNOWLEDGEMENTS I would like to thank my advisor, Dr. Athanas, for giving me the opportunity to work on an exciting project in my area of interest and for his support and expertise throughout the project and my graduate career. I also like to thank Dr. Armstrong and Dr. Davis for taking their time to be on my committee. Thanks also to the other members of this project: Ray Bittner, Mark