Exploiting Application Locality to Design Fast, Low Power, Low Complexity Neural Classifiers
Cesare Alippi, Fabio Scotti · 2005
The paper provides a design methodology for embedded classifiers particularly effective in those applications characterised by a temporal locality of the inputs. By exploiting application locality we reduce computational complexity and cache misses (hence speeding up the execution) as well as power consumption. A gated-parallel neural classifier has been found to be a particularly suitable structure since only one sub-classifier is active at time, the others being switched off. Results from industrial applications show that the suggested design methodology provides an accuracy comparable with more traditional classifiers yet yielding a significant complexity and execution time reduction.