Automatic structuring and optimization of hierarchical designs
Heinz-Josef Eikerling, Wolfgang Rosenstiel · 1996
In this paper an approach for the optimization of digital synchronous designs is described. The optimization is done for smaller components which are the result of a partitioning process. The actual optimization is done on a graph which reflects the communication structure between the modules. Sequential don't care conditions are extracted and used for sequential optimization. As experimental results show, the robustness of the subsequent logic synthesis methods can be increased while achieving a significant gain in cost and power consumption. This is shown by applying the described methods to a set of benchmarks obtained from high-level synthesis. 1 Introduction State-of-the-art synthesis systems are concerned with the optimization of large, digital designs which are produced by higher level synthesis tools. Normally, a hierarchical, structural description at the RT-level is given which is described in an HDL. The description is passed to logic synthesis and stepping through other ac...