Goal-directed vector generation using sample ICs
D.W. Raymond, P.J. Stringer, H. Ng, M. Mitsumata, R. Burk · 2002
This paper describes a test-generation method that automatically creates efficient, high-quality vector sequences that catch ASIC pin faults at in-circuit board test. The method works with a sample IC. Simulation models are not required.