Systolic convolution array
J.A.E. Simons · Electronics Letters · 1983
A systolic convolution array is presented, which has the minimum possible number of register stages, fixed fan-out, fan-in and response time, and which accepts a single input stream at the clock rate.