Physical design for testability for bridges in CMOS circuits
F. Joel Ferguson · 2002
Present research in design for testability has largely been confined to the logic level. This paper presents directions for research in design for testability at the layout or physical design level. These are illustrated for bridge faults in circuits consisting of CMOS standard cells.>