Recent advances in verification, equivalence checking & SAT-solvers
Dhiraj K. Pradhan, Magdy S. Abadir, Mauricio Varea · 2005
Design flow, RTL-verification, simulation-based techniques, basic concepts of equivalence checking, combinational equivalence checking, ATPG-based techniques, compare point matching, mitering, don't cares, solver overview (structural verification, BDD-based solvers, SAT-based solvers), decision diagrams (BDDs, zBDDs, word-level DDs). Also covered are concepts in SAT solvers (backtrack-search algorithm, effective techniques, including nonchronological backtracking & Boolean constraint propagation), new EDA-related techniques (covering immediate implications, partial-clauses, local decisions & partial clauses). Finally, the tutorial gives an overview of various commercially available tools, & their applicability. Also discussed are future challenges, such as design for verifiability & potential new directions.