Implementation of AES/Rijndael on a dynamically reconfigurable architecture
Claudio Mucci, Luca Vanzolini, Andrea Lodi, Antonio Deledda, Roberto Guerrieri, Fabio Campi, Mario Toma · 2007
Reconfigurable architectures provide the user the capability to couple performance typical of hardware design with the flexibility of the software. This paper presents the design of AES/Rijndael on a dynamically reconfigurable architecture. A performance improvement of three order of magnitude was shown compared to the reference code and up to 24times speed-up figure wrt fast C implementations over a RISC processor. A maximum throughput of 546 Mbit/sec is achieved. Compared to prior art, a better energy efficiency with respect to the other programmable solutions was shown, obtaining up to 3 Mbit/sec/mW