Improving area efficiency of residue number system based implementation of DSP algorithms
M.N. Mahesh, Sumit Kumar Gupta, Mahesh M. Mehendale · 1999
Residue Number System based applications involve modulo-arithmetic which is typically implemented using look-up-tables (LUTs) for a small value of modulus. In this paper we present a data coding technique to minimize the area of these LUTs when implemented using two level logic structures such as PLAs. We also present a technique that exploits the symmetry in these computations to further optimize the LUTs. Results show that area improvement of upto 66% can be achieved using these techniques.