A configurable parallel neurocomputer
Alfred Strey, Narcís Avellana, R. Holgado, R. Capillas, J. Alberto Fernández, Elena Valderrama · 2002
The paper presents the architecture of a new configurable parallel neurocomputer optimized for the high-speed simulation of neural networks. Its main system feature is the reconfigurability of a new arithmetical unit chip which supports several accuracies in all typical neural network operations. If the required accuracy is decreased the degree of parallelism inside the chip can be increased by a dynamical reconfiguration of the hardware resources. The system also offers a good scalability: for the simulation of large neural networks the system performance can easily be increased by using several arithmetical unit chips operating in parallel.