Generic Description and Synthesis of LDPC Decoders
Frédéric Guilloud, Emmanuel Boutillon, Jacky Tousch, Jean‐Luc Danger · IEEE Transactions on Communications · 2007
Through a rapid survey of the architecture of low-density parity-check (LDPC) decoders, this paper proposes a general framework to describe and compare the LDPC decoder architectures. A set of parameters makes it possible to classify the scheduling of iterative decoders, memory organization, and type of check-node processors and variable-node processors. Using the proposed framework, an efficient generic architecture for nonflooding schedules is also given.