Multiple vs. wide shared bus multiprocessors
A. Hopper, A. Jones, Dimitris Lioupis · 1989
In this paper we compare the simulated performance of a family of multiprocessor architectures based on a global shared memory. The processors are connected to the memory through caches that snoop one or more shared buses in crossbar arrangement.