A dual–rail PLA with 2–input logic cells

H. Yamaoka, Hiroaki Yoshida, Makoto Ikeda, Kunihiro Asada · 2002

This paper presents a new dual-rail PLA with 2-input logic cells. The 2-input logic cells composed of passtransistors can realize any 2-input Boolean function and are embedded in a dual-rail PLA without degradation of circuit performance. By using the logic cells, some classes of logic function can be implemented in a smaller circuit area, so that a high-speed and low-power operation is also achieved. The area advantage over the conventional design has been demonstrated by using PLA benchmark circuits. The measured results show that the proposed PLA operates correctly.

Read the paper · More papers on PaperTik