Combining internal scan chains and boundary scan register: A case study
Zoran Stamenković, M. Giles, Francisco Russi · 2009
The paper presents a design-for-testability (DFT) approach for system-on-chips (SOC) that combines internal scan chains and boundary scan register (BSR) into a single scan register known as scan-through-tap (STT) methodology. We are using the IEEE standard 1149.1 instruction as a user defined instruction (UDI) to control the internal scan chains operation via TDI and TDO saving the scan pins, and allowing accessibility of the internal scan chains at the board level through the TAP controller.