Enhanced testing of clock faults
Teresa McLaurin, Rich Slobodnik, Kun-Han Hans Tsai, Ana Keim · 2007
A test methodology for the control signals including clock logic, ripple reset and register file read/write control of the Cortex-A8trade high performance microprocessor core is presented. The target fault models include the stuck-at fault, transition fault and hold time fault models.