Delay test effectiveness evaluation of LSSD-based VLSI logic circuits
David Wu, Charles E. Radke · 1991
A method that evaluates the delay test effectiveness in four logic groups of several level sensitive scan design (LSSD) chips is presented.Delay test effectiveness measurements using gross strobe timing and per-pin strobe timing are demonstrated in terms of product quality level.