Asynchronous design for programmable digital signal processors
T.H. Meng, R.W. Brodersen, David G. Messerschmitt · IEEE Transactions on Signal Processing · 1991
A systematic procedure for designing fully asynchronous programmable processors from an architectural description is described. Design issues such as pipelining, interconnection circuit specifications, data flow control, program flow control, feedback and initialization, I/O (input/output) interface, and processor architecture are discussed. The system-level tradeoffs of using synchronous design versus asynchronous design are addressed. Simulation results of an asynchronous version of a commercial digital signal processor are given.>