Design and implementation of a single-chip 1-D median filter
Kemal Oflazer · IEEE Transactions on Acoustics Speech and Signal Processing · 1983
The design and implementation of a VLSI chip for the one-dimensional median filtering operation is presented. The device is designed to operate on 8-bit sample sequences with a window size of five samples. Extensive pipelining and employment of systolic data-flow concepts at the bit level enable the chip to filter at rates up to ten megasamples per second. A configuration for using the chip for approximate two-dimensional median filtering operation is also presented.