Overview of a compiler for synthesizing MATLAB programs onto FPGAs
P. Banerjee, Mahesh Haldar, Amiya R. Nayak, V. Kim, Vishal Saxena, Steven Parkes, Debabrata Bagchi, Sanchayani Pal, Nikhil Tripathi, David C. Zaretsky, Ray J. Anderson, J.R. Uribe · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2004
This paper describes a behavioral synthesis tool called AccelFPGA which reads in high-level descriptions of digital signal processing (DSP) applications written in MATLAB, and automatically generates synthesizable register transfer level (RTL) models and simulation testbenches in VHDL or Verilog. The RTL models can be synthesized using commercial logic synthesis tools and place and route tools onto field-programmable gate arrays (FPGAs). This paper describes how powerful directives are used to provide high-level architectural tradeoffs for the DSP designer. Experimental results are reported on a set of eight MATLAB benchmarks that are mapped onto the Xilinx Virtex II and Altera Stratix FPGAs.