Reconvergent fanout analysis and fault simulation complexity of combinational circuits
F. Maamari, Janusz Rajski · Electronics Letters · 1987
The detectability of reconvergent fanout stem faults in a combinational logic circuit can be determined by explicitly simulating the faults within limited regions of the circuit. These regions are defined, and an estimate of the fault simulation complexity of the circuit is obtained. Results are presented for ten benchmark circuits.