Closing the gap between analog and digital testing
Khaled Kamal Saab, N.B. Hamida, Bożena Kamińska · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 2001
This paper presents a highly effective method for parallel hard fault simulation and test-specification development. The proposed method formulates the fault-simulation problem as a problem of estimating the fault value based on the distance between the output parameter distribution of the fault-free and the faulty circuit. We demonstrate the effectiveness and practicality of our proposed method by showing results on different designs. This approach, extended by parametric fault testing, has been implemented as an automated tool set for integrated circuit (IC) testing.