VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax
Kiran Gunnam, G.S. Choi, Mark B. Yeary, Mohammed Atiquzzaman · 2007
We present a new multi-rate architecture for decoding irregular LDPC codes in IEEE 802.16e WiMax standard. The proposed architecture utilizes the value-reuse property of offset min-sum, block-serial scheduling of computations and turbo decoding message passing algorithm. The decoder has the following advantages: 55% savings in memory, reduction of routers by 50%, and increase of throughput by 2times when compared to the recent state-of-the-art decoder architectures.