Performance of cached DRAM organizations in vector supercomputers
Wei‐Chung Hsu, James E. Smith · 1993
DRAMs containing cache memory are studied in the context of vector supercomputers. In particular, we consider systems where processors have no internal data caches and memory reference streams are generated by vector instructions. For this application, we expect that cached DRAMs can provide high bandwidth at relatively low cost.