A 32-bit microprocessor for Smalltalk
Joan M. Pendleton, Shing I. Kong, Emil W. Brown, F. Dunlap, C. F. Marino, D.M. Ungar, David A. Patterson, David A. Hodges · IEEE Journal of Solid-State Circuits · 1986
SOAR (Smalltalk on a RISC), a 32-bit microprocessor designed for the efficient execution of compiled Smalltalk, is described. The chip, implemented in 4-/spl mu/m single-level metal NMOS technologies, has a cycle time of 400 ns. Pipelining allows an instruction to start each cycle with the exception of loads and stores. The processor contains 35700 transistors, is 320/spl times/432 mil, dissipates 3 W, and is assembled in an 84-lead pin grid array package. A design methodology that included a large CAD effort and provided functioning chips on first silicon was used. The SOAR hardware environment is a SUN workstation that includes a custom SOAR board and extra memory.