On improving a fault simulation based test generator for synchronous sequential circuits

Ruifeng Guo, Sudhakar M. Reddy, Irith Pomeranz · 2002

We propose several techniques to improve a simulation based test pattern generation procedure for sequential circuits. The effectiveness of the proposed techniques is demonstrated through experimental results on a large set of benchmark circuits.

Read the paper · More papers on PaperTik