High-throughput cost-effective and low-power AES chip design
Yunping Liang, Ye Li, Chengmin Zhang · 2010 3rd International Congress on Image and Signal Processing · 2010
This paper proposes a high-throughput cost-effective and low-power implementation of AES (Advanced Encryption Standard) supporting encryption and decryption with 128-bit cipher key. Considering the cost-effective and low-power, resource-sharing scheme is employed to reduce the hardware complexity of the cipher and decipher. In addition, we adopt composite field arithmetic solution to implement SubByte/InvSubByte and byte-level structure to implement MixColumns/InvMixColumns transformation. Considering the high-throughput, we present a mixed pipelining architecture with both inner-round and outer-round pipelining for 10 iteration rounds of operation. The performance is evaluated on SMIC 0.18 μm CMOS technology and the throughput achieves at 8 Gbps with the cost of only 17519 equivalent NAND2 gates, and the power consumption is only 9.7mw.