PLD-based synthesis of digital circuits
Krzysztof Jasinski, Jerzy Kalinowski, Tadeusz Łuba · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 1992
This paper addresses development of application specific integrated circuits in field programmable technologies using programmable logic devices (PLDs). Problems in designing on PLD devices are discussed, with emphasis on device-specific constraints. As a basic shortcoming of the existing automated design tools, lack of high level design procedures optimizing the actual circuit with respect to the target PLD device architectural capabilities is indicated. To support more effective utilization of PLD device mapping, special systems that exploit argument reduction and generic logic decomposition are proposed. Problems that have been encountered in designing a PCM frame synchronization circuit are discussed, to illustrate the whole spectrum of decisions to be made by the designer.