The TigerSHARC DSP architecture
José Fridman, Z. Greenfield · IEEE Micro · 2000
This highly parallel DSP architecture based on a short-vector memory system incorporates techniques found in general-purpose computing. It promises sustained performance close to its peak computational rates of 900 MFLOPS (32-bit floating-point) or 3.6 BOPS (16-bit fixed-point).