A Heuristic Algorithm for the Testing of Asynchronous Circuits
G. R. Putzolu, J. Paul Roth · IEEE Transactions on Computers · 1971
This paper describes an algorithm for the computation of tests to detect failures in asynchronous sequential logic circuits. It is based upon an extension of the D-algorithm [1]. Discussion of experience with a program of the procedure is given.