Delay-insensitive interface specification and synthesis
Mark B. Josephs, Dennis P. Furey · 2000
Delay-insensitive interfacing was first demonstrated on the macromodules project in the 1960's, but globally synchronous (clocked) schemes have so far dominated the VLSI era.In deep sub-micron technologies, problems of clock skew, including excessive size and power consumption of clock buffers, and heterogeneity of systems on a chip are rekindling an interest in global asynchrony.DI-Algebra is presented here as a language for the specification of modules with delay-insensitive interfaces.Such modules can be implemented either in synchronous or in asynchronous logic.A design flow is also illustrated in which specifications are automatically translated into Petri nets, validated, and synthesised into asynchronous logic.