Parallel FFT implementation on TMS320c66x multicore DSP
Aleksei Kharin, Sergey V. Vityazev, Vladimir V. Vityazev, Naim Dahnoun · 2014
Fast Fourier transform (FFT) implementation on the TMS320C66x multicore digital signal processor (DSP) from Texas Instruments is considered in this paper. A FFT parallelization strategy is chosen and an expected performance gain is estimated. The algorithm is implemented in software for a four-core DSP architecture with interactions between cores based on inter-processor communication (IPC) and open multi-processing (OpenMP) techniques. Experimental results for a performance gain dependent on transform size are given. 2.9 times processing time reduction with 4 cores implementation is achieved.