Statistical High-Level Synthesis under Process Variability
Yuan Xie, Yibo Chen · IEEE Design & Test of Computers · 2009
CMOS process variability is a major challenge in deep-submicron SoC designs. The variations in transistor parameters are complicating both timing and power consumption prediction. This article surveys recent progress in the statistical high-level synthesis area.