Abstract models of reconfigurable architectures for synthesis and compilation

Ranga R. Vemuri, Jeff Walrath · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 1998

We propose a methodology for specifying abstract models of reconfigurable architectures. These models may be used by compilers, synthesis systems and other design agents to evaluate the correctness and performance of postulated reconfiguration schedules. We show how the proposed methodology can be used to model reconfigurable computation, interconnect, memory and I/O elements interacting with each other using various protocols. We illustrate the modeling approach through small case studies. The proposed methodology is embedded in a modeling language called PDL+ and its support environment called ARC.

Read the paper · More papers on PaperTik