Using VHDL for datapath synthesis
Vincent Olive, Roland Airiau, Jean-Michel Bergé, A. Andrew Roobert · European Design Automation Conference · 1992
The authors present a VHSIC hardware description language (VHDL) interface for a datapath generator. It introduces a method which is specific as well as library management for simulating and making synthesis. Implementing the data-path layout is discussed, and the specific use of VHDL for building the circuit layout is described. The entire interface has been specified in VHDL, demonstrating the possibility of extending the semantics of VHDL by adding particular attributes. >